editing location assignment is not successful. not assignable

• Search forums

Follow along with the video below to see how to install our site as a web app on your home screen.

Note: This feature may not be available in some browsers.

Welcome to EDAboard.com

Welcome to our site edaboard.com is an international electronics discussion forum focused on eda software, circuits, schematics, books, theory, papers, asic, pld, 8051, dsp, network, rf, analog design, pcb, service manuals... and a whole lot more to participate you need to register. registration is free. click here to register now..

• Digital Design and Embedded Programming
• PLD, SPLD, GAL, CPLD, FPGA Design

[SOLVED]   quartus pin assignments problem

• Thread starter dipin
• Start date Nov 10, 2016
• Nov 10, 2016

Full Member level 4

Super Moderator

Are you sure the pins are named PIN_ A21 and not just A21? I don't have Quartus installed anywhere so I can't check.  

hamidmoallemi

Full member level 2.

are you sure that you select the device correctly ? "assignment > device " if you've done anything correct in pin planner list of your inputs and outputs will be displayed and you can assign a pin for each from combo box  

ads-ee said: Are you sure the pins are named PIN_ A21 and not just A21? I don't have Quartus installed anywhere so I can't check. Click to expand...

hamidmoallemi said: are you sure that you select the device correctly ? "assignment > device " if you've done anything correct in pin planner list of your inputs and outputs will be displayed and you can assign a pin for each from combo box Click to expand...

Reviewing Cyclone V manuals might help. A21 is a dedicated SoC resource, it can't be used as FPGA fabric I/O. For the same reason, the pin isn't offered in the Pin Planner selection when assigning I/O signals.  

FvM said: Reviewing Cyclone V manuals might help. A21 is a dedicated SoC resource, it can't be used as FPGA fabric I/O. For the same reason, the pin isn't offered in the Pin Planner selection when assigning I/O signals. Click to expand...

You didn't tell what you want to achieve, but apparently the development board design expects that the I2C is controlled by ARM processor.  

Use assignment editor rather than pin planner, or check the .qsf file to see if there is another variable handling these pins. You are perhaps using as template a design not 'empty', so something is likely already assigned to those pins as they said above.  

FvM said: You didn't tell what you want to achieve, but apparently the development board design expects that the I2C is controlled by ARM processor. Click to expand...

Hi, i wanted to connect a dac daughter board to de0 nano soc through LTC connector using i2c interface. after that need to send a 32 bit data(as specified in 2607 manual) to dac and read the voltage on output.i am using LTC 2607 as daughter board. thanks and regards Click to expand...

• Nov 11, 2016

FvM said: I'm not sure if you understand the SoC FPGA concept. The Hard Processor System (HPS) has a number of dedicated I/O pins that can't be directly accessed by the programmable FPGA logic. A21 is one of it. It can be only used as I2C pin by the hardware I2C controller in the ARM processor and respective C code. The pin could be also configure as ARM GPIO, but that doesn't help for your intention to address the pin from FPGA logic. Click to expand...

if it not possible to access the pins, then how can i do it. Click to expand...

Similar threads

• Started by dpaul
• Jun 5, 2024
• Started by Sanila P
• May 14, 2024
• Started by AstarothJx
• Oct 14, 2023
• Started by Lightning89
• Feb 14, 2024
• Started by mtaciano
• Jul 7, 2023

Part and Inventory Search

Welcome to edaboard.com.

• This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register. By continuing to use this site, you are consenting to our use of cookies. Accept Learn more…

Stack Exchange Network

Stack Exchange network consists of 183 Q&A communities including Stack Overflow , the largest, most trusted online community for developers to learn, share their knowledge, and build their careers.

Q&A for work

Connect and share knowledge within a single location that is structured and easy to search.

PIN placement errors in Quartus

I am writing simple "blinking LED" Verilog code that will be run on a Cyclone10 LP (the device is called 10CL025YU256I7G) and will be tested on a Cyclone 10 Evaluation Kit (6XX-44504R-0D)

All code is written in Quartus Prime Lite 17.1

The link to the Cyclone EK User Guide: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-c10-lp-eval-kit.pdf

The link to Cyclone EK Schematics: https://www.intel.com/content/dam/altera-www/global/en_US/support/boards-kits/cyclone10/c10lp-eval-a1-sch.PDF

Reference: https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/cyclone-10-lp-evaluation-kit.html

The design module is:

The testbench module is here:

My sdc file is here:

My qsf file is:

When I compile the code, I get the following error:

• 1 \$\begingroup\$ Isn't the error obvious ? your pin assignments are wrong. Study the manual and assign pins correctly in sdc with proper names. \$\endgroup\$ –  Mitu Raj Commented Nov 27, 2019 at 18:35
• 1 \$\begingroup\$ What do you see if you open the Quartus GUI and look at the assignment editor? It may be easier to debug if you set the pins through the GUI. \$\endgroup\$ –  Charles Clayton Commented Nov 28, 2019 at 5:56

If your board is in the database, Quartus should be able to populate the QSF file automatically. When configuring the project, were you able to pick your board from the list?

Presuming that didn't work for some reason, as suggested on your another question, take a look at the doc for your board.

Look for USER_LED0, for example (Ctrl-F works on this doc). It seems connected to pin L14 of the FPGA (and also indirectly to the R138 resistor, which likely threw you off).

Repeat the same for the other pins (the reset looks to be J15 and the clock E1, but please validate), and you should be good to go! Good luck!

Your Answer

Sign up or log in, post as a guest.

Required, but never shown

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy .

Not the answer you're looking for? Browse other questions tagged fpga verilog intel-fpga pinout quartus or ask your own question .

• Featured on Meta
• Upcoming sign-up experiments related to tags

Hot Network Questions

• How are "pursed" and "rounded" synonymous?
• How to fix misaligned objects that look fine in viewport but not in render?
• How would I say the exclamation "What a [blank]" in Latin?
• Have children's car seats not been proven to be more effective than seat belts alone for kids older than 24 months?
• How can I confirm for sure that a CVE has been mitigated on a RHEL system?
• Should I accept an offer of being a teacher assistant without pay?
• Interchangeability of る and ている
• Do I need to indicate 'solo' for wind/brass instruments in shared staff?
• Can my IP be found on Telegram by malicious people?
• Is it consistent with ZFC that the real line is approachable by sets with no accumulation points?
• "All due respect to jazz." - Does this mean the speaker likes it or dislikes it?
• How do you say "living being" in Classical Latin?
• What to do if you disagree with a juror during master's thesis defense?
• Can I tell a MILP solver to prefer solutions with fewer fractions?
• Is the zero vector necessary to do quantum mechanics?
• What actual purpose do accent characters in ISO-8859-1 and Windows 1252 serve?
• Why don't cars use LiFePO4 batteries as they seem to be equivalent in price to AGM?
• Were there engineers in airship nacelles, and why were they there?
• How to bid a very strong hand with values in only 2 suits?
• Is there any other reason to stockpile minerals aside preparing for war?
• Exception handling: is one exception type sufficient?
• Tombs of Ancients
• In By His Bootstraps (Heinlein) why is Hitler's name Schickelgruber?
• A 90s (maybe) made-for-TV movie (maybe) about a group of trainees on a spaceship. There is some kind of emergency and all experienced officers die

Arria 10 SoC Dev Kit, Usb Uart - FPGA

Hi, I need to use the usb-uart port of the development kit on the FPGA side of arria 10. When I traced the signals on schematic, I found that J18 and J19 pins are for tx and rx relatively. However, these pins are shared io pins (there is no HPS in my project) and when I tried to loopback from the fpga(I wrote a VHDL code that connects rx to tx directly and made necessary assignments on the pin planner.), I saw that rx pin picks up the coming signals ( I saw it on the signalTap) but there is no return(cant recive the data back ). I searched the user guide and the web and coulndt find anything usefull.

Please help

Related VHDL code is basically this: uart_tx <= uart_rx;

uart_rx is assigned to PIN_J19 uart_tx is assigned to PIN_J18

Hi , I’m working on Arria 10 SoC dev kit too, i’m sorry to ask you here but could please provide me with tutorial that help me manipulate the FPGA side of the board only (no HPS), i want to load a simple Quartus project into the FPGA. Again i’m sorry for not providing any help for your problem.

I only created a project and used quartus to compile and program the device . Are you new with FPGA’s ?

yes i’m new , i learned how to run linux on the arm side of the board , and what i want to do is to configure (program) the FPGA side with a simple blinking LED project . I’m not sure on how to do it when using SoCs , is there any initialization the HPS part before configuring the FPGA ?

I had same problem, too. Then ı realized that in the refence design they used K17 and M17 as usb uart pins. And used them instead. İt worked

When I try to connect k17 and m17 pin planner said “Editing location assignment is not successful. Not assignable.” I think it is because k17 and m17 are HPS dedicated I/Os. So how can you connect UART to FPGA side? Can you explain? I want to use UART on the FPGA side only but all UART pins connected to HPS side. (my device: Arria10 SoC Dev Kit)

• Stack Overflow for Teams Where developers & technologists share private knowledge with coworkers
• Advertising & Talent Reach devs & technologists worldwide about your product, service or employer brand
• OverflowAI GenAI features for Teams
• OverflowAPI Train & fine-tune LLMs
• Labs The future of collective knowledge sharing
• About the company Visit the blog

Collectives™ on Stack Overflow

Find centralized, trusted content and collaborate around the technologies you use most.

Q&A for work

Connect and share knowledge within a single location that is structured and easy to search.

Get early access and see previews of new features.

C error saying expression is not assignable?

So I'm writing a program that takes a string input of three colors of a resistor band and calculates it's resistance.

I've taken the input, and this function uses strcmp (or strcasecmp) to compare the string with a list of colors. However, I am getting a compiler error saying "statement is not assignable", directly referring to the if/elseif statements.

I have the list in an array, but for the purpose of this I just used a string. Here is the function I am getting errors from. Do I maybe have to add a for or while loop?

• compiler-errors

• 3 Why did you tag as Java and C? –  Arc676 Commented Oct 29, 2015 at 13:56
• 1 @Arc676 less wondering, more editing.... this is definitely not java, and not relevant to GNU or OSX people –  Vogel612 Commented Oct 29, 2015 at 13:57
• Oh dear... the = sign is assignment; and == is comparisson. Now you figure out why the compiler issues "expression is not assignable". –  Paul Ogilvie Commented Oct 29, 2015 at 14:03

3 Answers 3

Edit: Compare to 0 not Null. See post of Arc676

• Use == if you want to compare two values like you did in if( color1[ g ] == '\n') Use = if you want to assign a value to a variable like you did in color1[g] = '\0'; –  JNK Commented Oct 29, 2015 at 13:59

You put an assignment instead of a comparison in your if conditions:

Use == to compare

Use 0 because that's what strcmp returns if the strings are equal (see this link )

Other users already noted that you error was to assign instead of compare in your if.

In these case, you got lucky that the compiler gave you error, but there are cases where the compiler might not warn you.

For example, if you write

if ( band1 = 0)

you would be assigning the value 0 to the variable band1, instead of comparing them.

That why many people prefer to write like this:

if ( 0 == band1 )

In this, case, if you forget the second =, it will give you an error, because the statement

if ( 0 = band1 ) is invalid

Your Answer

Reminder: Answers generated by artificial intelligence tools are not allowed on Stack Overflow. Learn more

Sign up or log in

Post as a guest.

Required, but never shown

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy .

Not the answer you're looking for? Browse other questions tagged c compiler-errors or ask your own question .

• Featured on Meta
• Upcoming sign-up experiments related to tags
• Policy: Generative AI (e.g., ChatGPT) is banned
• The [lib] tag is being burninated
• What makes a homepage useful for logged-in users

Hot Network Questions

• What stops a plane from rolling when the ailerons are returned to their neutral position?
• How to make D&D easier for kids?
• Can front gear be replaced on a Retrospec Judd folding bicycle?
• What actual purpose do accent characters in ISO-8859-1 and Windows 1252 serve?
• What distinguishes boosts from general Lorentz transformations?
• Can my IP be found on Telegram by malicious people?
• Why don't cars use LiFePO4 batteries as they seem to be equivalent in price to AGM?
• What is the meaning of '"It's nart'ral" in "Pollyanna" by Eleanor H. Porter?
• Do IDE data lines need pull-up resistors?
• Do capacitor packages make a difference in MLCCs?
• How to produce this table: Probability datatable with multirow
• How can a landlord receive rent in cash using western union
• Will feeblemind affect the original creature's body when it was cast on it while it was polymorphed and reverted to its original form afterwards?
• White grids appears when export GraphicsRow to PDF
• What is the original source of this Sigurimi logo?
• Do I need to indicate 'solo' for wind/brass instruments in shared staff?
• Should I accept an offer of being a teacher assistant without pay?
• Why depreciation is considered a cost to own a car?
• How to "refresh" or "reset" the settings of a default view?
• Clip data in GeoPandas to keep everything not in polygons
• How do guitarists remember what note each string represents when fretting?
• How would I say the exclamation "What a [blank]" in Latin?
• Reconstructing Euro results
• Correlation for Small Dataset?

   登录    注册   

• 充值/Recharge
• 排行 Ranklist
• 全部帖 allthread

-->

7601|回复: 1

editing location assignment is not successful the pin is already assigned，

| | | 您需要 才可以下载或查看，没有账号？ x 有人在吗， 出现editing location assignment is not successful the pin is already assigned，但实际上名没有用到改引脚该怎么办 好像是之前分配引脚时弄错了，后来重新分配就不行了

• • xilinx fgpa multiboot的问题
• • 【eBook 2004】Radio-Frequency and Microwave Communication Circuits ; 2nd Edition
• • 猎头职位- senior DFT engineer
• • NO.315-Senior Field Applications Engineer(Shanghai)
• • LVS时报错layout export failed问题
• • 实例化出现cannot be assigned more than one value求助
• • PAD_DRC错误
• • NO.401-Sales Manager(Shanghai)
• • Program Manager_Beijing
• • 8051IP软核编译出现错误，要怎么解决啊？

|

|

GMT+8, 2024-6-30 08:45 , Processed in 0.070185 second(s), 9 queries , Gzip On, Redis On.

FPGA-引脚不能分配的问题

解决方案：检查芯片是否选错

解决方案：

“相关推荐”对你有帮助么？

请填写红包祝福语或标题

1.余额是钱包充值的虚拟货币，按照1:1的比例进行支付金额的抵扣。 2.余额无法直接购买下载，可以购买VIP、付费专栏及课程。

HPS 端外设的引脚 要不要分配？ DE1-SOC

关于 HPS IO 复用 细节请参考我之前的博客: https://www.cnblogs.com/DoreenLiu/p/14012088.html

HPS端普通外设引脚分配（uart、spi、I2C、USB、GPIO、ethernet、SD card等）

Hps 的 sdram 外设的引脚分配.

当我直接在DE1-SOC 的 GHRD 工程里面为HPS端的串口分配管脚的时候，它提示：Editing location assignment is not successful. Not assignable.

 在HPS IP 里面，你想要你的 uart 外设 用HPS 的哪些引脚资源，就可以在HPS IP 里面对应的设置 HPS I/O Set0 还是 HPS I/O Set1 还是  HPS I/O Set2，这里的 HPS I/O Set0、 HPS I/O Set1、 HPS I/O Set2对应到电路里面其选择的引脚是：

 DE1-SOC 对应的 SOC FPGA 芯片 引脚信息还可以参考intel的这个文档（for 5CSEMA5 device）（ [](https://www.intel.cn/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone-v/5csema5.pdf)）如下：

 DE1-SOC的 uart外设在板子硬件上固定到 C25引脚和B25引脚了，所以直接在HPS IP里面选择  HPS I/O Set0即 完成了 引脚分配（pin assignment）。

 HPS 的 SDRAM 外设 则需要run Qsys自动生成的hps_sdram_p0_pin_assignments.tcl 文件：

editing location assignment is not successful the pin is already assigned，

FPGA ASIC quartus Xilinx vivado verilog ALTERA CPLD 集成电路 相关文章：

• FPGA Verilog HDL 设计实例系列连载------交通灯的控制
• vHDL语言 t触发器使用ISE自带的仿真激励文件如何写呀！求
• 关于Rx receiver的问题
• 转：用fpga 实现图形算法的硬件加速设计 有源码
• 我的FPGA学习步骤
• FPGA基础学习笔记--组合逻辑电路-多路选择器与多路分解器
• 求助vcs仿真xilinx的库的问题
• 新版破解器 Quartus II 13
• Vivado中做MicroBlaze实验 S
• “ Could not start or
• modelsim仿真
• 求助！ modelsim显示 :
• 用Verilog语言编写SJA1000 C

Copyright © 2017-2020 微波EDA网 版权所有

Success! Subscription added.

Success! Subscription removed.

Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile .

• Intel Community
• Product Support Forums
• Intel® Quartus® Prime Software

22.1 pro: set_instance_assignment not accepting wildcard?

• Subscribe to RSS Feed
• Mark Topic as New
• Mark Topic as Read
• Float this Topic for Current User
• Printer Friendly Page

• Mark as New
• Report Inappropriate Content

View solution in original post

• All forum topics
• Previous topic

Link Copied

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here .

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice .

• ©Intel Corporation
• Terms of Use
• *Trademarks
• Supply Chain Transparency